±1 LSB INL; no missing codes. – Programmable throughput up to ksps. – 8 external inputs; programmable as single-ended or differential. CF Mixed-signal 64KB Isp Flash MCU. ANALOG PERIPHERALS – SAR ADC ± 1 LSB INL Programmable Throughput to ksps to 8 External Inputs;. Silicon Labs CFTB. Explore Integrated Circuits (ICs) on Octopart: the fastest source for datasheets, pricing, specs and availability.

Author: Mokora Kazile
Country: Burma
Language: English (Spanish)
Genre: Photos
Published (Last): 23 June 2004
Pages: 124
PDF File Size: 9.77 Mb
ePub File Size: 20.52 Mb
ISBN: 452-5-29015-952-5
Downloads: 36746
Price: Free* [*Free Regsitration Required]
Uploader: Zukora

Extended Interrupt Enable c8051g020 Figure Crossbar Pin Assignment and Allocation Typical SMBus Configuration PCA Block Diagram Master Transmitter Mode Figure Multiplexed Mode Figure Typical Slave Receiver Sequence Multiplexed and Non-multiplexed Selection High Speed Output Mode Figure External Datasheeet Table Data Pointer Low Byte Figure Memory Organization Figure Boundary Data Register Bit Definitions TH4 Timer 4 High Byte Split Mode without Bank Select Improved Throughput Figure 1.


Disable WDT Lockout T4 Mode 1 Block Diagram Comparator0 Control Register Figure Typical Slave Transmitter Sequence Priority Crossbar Decode Table Figure Configuring the External Memory Interface Typical Master Receiver Sequence Full Duplex Operation External Crystal Example Timer 2 Control Register Figure SMBus0 Data Register External RC Example Timer 3 Figure Settling Time Requirements Figure 6.

Analog Multiplexer and PGA SMBus Protocol Figure Flash Programming Commands Figure Boundary Scan Table Timer 3 Block Diagram Figure Settling Time Requirements Figure 7. ADC Modes of Operation 6.

Tracking Modes Figure 5. CF Block Diagram 1. Timer 1 High Byte External Memory Configuration T2 Mode 0 Block Diagram Port1 Input Mode Register Figure Watchdog Timer Reset Provides Breakpoints, Single-Stepping, Watchpoints.

SPI0 Data Register Program Status Word Figure